

An Advanced High Speed Solid State Data Recorder

Systems & Processes Engineering Corporation

401 Camp Craft Road, Austin, TX, USA 78746-6558

<http://www.spec.com>

Dr. Gary McMillian


Voice (512)347-1360 x2103 Fax (512)327-5487 E-mail mcmillian@spec.com


- **Corporate Overview**
- **Applications**
- **Architecture**
- **Mechanical Design**
- **High Speed Interface**
- **Recorder Controller**
- **Memory Configurations**
- **Typical Operation**
- **Data Storage Formats**
- **System Specifications**
- **Development Status**




- **Founded in 1986**
- **Headquarters in Austin, TX**
- **Professional Staff of Scientists & Engineers**
- **Capabilities**
 - Systems Engineering
 - Electrical/Mechanical Design
 - ASIC Design
 - Prototype & Test Labs
 - Software Development

- **Capture Ultra High Speed Data Sources**
 - Video (1024 x 1024 pixel x 1000 frames/s)
 - Multiple independent data sources
 - 1 - 32 channels of 1 - 10 bit data at 50 MHz
- **Capture PCI Compatible Data Sources**
 - SCSI, Fibre Channel, Ethernet, DCRsi™, 1553B
 - Custom instrumentation interfaces
- **Flight Applications**
 - Size constrained applications (e.g. pod mount)
 - Environment constrained applications (e.g. high ‘g’)







**1 - 10 Bit Data Words
with Independent Controls**


**32KB Data Buffers
Lossless Compression
Error Correction Coding
Packetization (Time Stamp)**

**Packet Arbitration
Packet Data Buffers
256 Byte Data Packets**

256 Bit 66 MHz Bus

SPEC

High Speed Interface ASIC



- **Input Data**
 - Variable 1 -10 Bit Data Words
 - 50 MHz Maximum Sample Rate
 - Clock and Data Ready
 - 32K Word Data Buffer
- **NASA USES Lossless Compression Algorithm**
- **CCSDS Compatible Packetization**
 - Header + Data + ECC
 - Time Stamp
 - Reed-Solomon Forward Error Correction Coding
- **Implemented in 0.5 micron CMOS Technology**

■ Programmable Controller

- Embedded Processor with Firmware
- Bi-directional Interface to 256-Bit Memory Bus
- PCI Bus Master

■ Industry Standard PCI Bus Interface

- SCSI
 - Standard PC Device Driver
 - Internal Tape Module Backup Capability
- DCR_{si}TM
- Fibre Channel
- Ethernet
- Carrier with Industry Pack (IP) Modules

- **High Speed Memory**
 - SDRAM Modules
 - High Performance, High Capacity, Low Cost
 - Requires Battery Backup for Nonvolatile Storage
- **High Speed Memory with Nonvolatile Backup**
 - SDRAM & EEPROM Modules
 - High Performance, Less Capacity, High Cost
 - SDRAM contents transferred to EEPROM after capture
- **Low Speed Nonvolatile Memory**
 - EEPROM Modules
 - Low Performance, High Capacity, Low Cost

- **Capture 10 - 20 s of High Speed Data (e.g. Video)**
 - Compress 2:1 on average, ~7:1 maximum
 - Packetize compressed data
 - Store in SDRAM
- **Data Retrieval**
 - Controller reads data over 256-Bit Memory Bus
 - Controller uncompresses/error corrects/formats data
 - Controller transfers formatted data over PCI bus
 - SCSI to tape backup or PC
 - DCRsi™ to tape backup
 - Ethernet to workstation

- **Data stored in compressed or uncompressed format**
- **Compressed data packets stored in non-sequential order (packets written to memory when complete)**
 - Maximum storage capacity
 - Fast sequential access
 - Slower random access (packet search required)
- **Uncompressed data packets stored in sequential order**
 - Less storage capacity
 - Fast sequential access
 - Fast random access

Chassis	ATR Short (Long Option)
Weight (without memory)	≤18 lbs
Max Memory Modules - 1 ATR Short - 1 ATR Long	5 modules (15 GB) 9 modules (27 GB)
Memory Module Weight Capacity Memory Type	≤2 lbs 3 GB (with 64 Mbit TSOPs) SDRAM or EEPROM
Cooling	Conduction
Environment	Flight
Data Rate High Speed (sustained) High Speed (burst) Low Speed Data/Control	10.4 Gbps 16 Gbps (32 ch x 10-bit x 50 MHz) 1 Gbps (PCI 32 bit x 33 MHz)

- **System Architecture Complete**
- **Interface Specifications Complete**
 - High Speed Interface
 - Wide Bandwidth Memory Bus
 - PCI Interface
- **High Speed Interface**
 - ASIC ready for fabrication
 - Transposer FPGA design complete
- **Alpha Unit Complete in August**
 - ATR Short Chassis with Power Supply & Backplane
 - Controller with DCRsi™ Interface
 - Memory Module (16 Mbit SDRAMs)